

© 2015, TextRoad Publication

ISSN: 2090-4274 Journal of Applied Environmental and Biological Sciences www.textroad.com

# Analysis and Simulate CMOS circuit by using fuzzy logic

Tahere Kheradmandan<sup>1</sup>, Sepideh Kheradmandan<sup>2</sup>

<sup>1</sup>Department of Computer, Sahneh Branch, Islamic Azad University, Sahneh, Iran <sup>2</sup>Department of Computer, Kermanshah Branch, Islamic Azad University, Kermanshah, Iran *Received: March 26, 2015 Accepted: May 17, 2015* 

# ABSTRACT

In this research, we try to present a new method for analyzing and simulating the electronic circuits. Among electronic circuits, as CMOS circuits have a wide usage in various basis of industry, our focus is on such circuits. The specification of this new method, is the way which we use to analysis and simulate circuits. In software, designing by this method, instead of using classic mathematics, we use fuzzy logic. The advantage of using fuzzy logic, is improving rapidity and delicacy of simulation. In this method, the basic elements are fuzzy interfaces. So, by increasing delicacy of these fuzzy interface systems, we can gain the desirable delicacy. So by using fuzzy logic, we can reach a desirable rapidity and delicacy in designed software.

KEYWORDS: Cmos circuit, Fuzzy logic, Electronic circuits

## **1. INTRODUCTION**

Nowadays, human being's life has an undeniable dependency to electronic and digital instruments. This dependency has propagated in various bases. So optimization of different stage of manufacturing of these electronic and digital segments is very important. Designing section is one of the basic stages of manufacturing. So improve the method of designing, can be very effective for this optimization. Software has a great role in designing and analyzing of electronic and digital segments. During these years, different kinds of software, has been represented and each, has their own benefits and problems and use a special method for simulation. This research is going to introduce a new method of simulating too. The egregious point of this method is the way of implementing calculations. In other methods, whole calculations, needed for obtaining final result, is done by classic mathematics and by ordaining demanded equation which take a long time to be solved. This solving time, may decrease the rapidity of simulation. By replacing fuzzy logic, we have no demanded equation and the time which spends for implementing computation will be omitted. In this method, we use fuzzy interfaces. Instead of each gate in a circuit, we replace a fuzzy interface system. (FIS) These fuzzy interface systems are formed on bases of knowledge. And in this way we improve the rapidity of our method. The other important point is the delicacy of this technique. As, FIS is the base of this method by improving the delicacy of each FIS we can reach to desirable point.

#### 2. Elaboration of method

As mentioned before, in this research, the final aim is introducing a new method for simulating CMOS circuit at gate level, by using fuzzy logic. At first, for each primitive gates, (And, NANDOr, nor and not), an appropriate fuzzy interface system should be built. Afterwards, for simulating circuit, each gate will be replaced by these system. Manufacturing fuzzy systems has different stages but first an explanation about FIS can be useful.

# 2.1. Fuzzy interface system

Fuzzy inference is the process of formulating the mapping from a given input to an output sing fuzzy logic. The mapping then provides a basis from which decisions can be made, or patterns Discerned. The basic idea of these neuro-adaptive learning techniques is very simple. These techniques provide method for the fuzzy modeling procedure to learn information about a data set, in order to compute the membership function parameters that best allow the associated fuzzy inference system to track the given input/output data. This learning method works similarly to that of neural networks. In other words, this method, by mapping inputs, through input membership functions and associated parameters, and then through output membership functions and associated parameters to outputs, can be used to interpret the input/output map. The process of fuzzy inference systems that can be implemented: MAMDANI –type and SUGNO-type. In this research we use SUGNO -type. There is different type of MFs. Tentatively, TRAPMF type is used in this article. Figure number 1 shows a TRAPMF membership function.

<sup>\*</sup> Corresponding Author: Tahere Kheradmandan, Department of Computer, Sahneh Branch, Islamic Azad University, Sahneh, Iran.



The first step is to specify membership function and its parameters. This step is done through training data.

#### 2.2. Obtaining data and train interfaces

The first step is training. This training will result suitable membership functions for fuzzy interfaces. For training these interfaces, perfect and true sets of data is needed. For gaining these sets of data, Spice simulator has been used. Each primitive gate has been simulated in Spice. Different inputs was given to each gate and its output was saved. Each set of data is a text file which includes more than10000 couple of input-output points. These sets construct our knowledge bases. By use of these knowledge bases, we can train data and gain suitable membership functions.

Figure 2 show the membership function for one of the input of an Or gate.



As shown in figure 2, the type of MFs are TRAPMF but the important point is to specify the range of each input set. First input and output variable should be specified.

#### 2.3. Input and output variable:

Each fuzzy interface system, (except not) has two inputs and one output. Not have one input and one output. The next step is separating sets. But the range of this separation is different for input and output variables. Each of the input and output variables can get one of these three deals: High, Medium and Low. Finding **the** exact boundary of these three **values** is very important for improving the delicacy of built FIS. According to the logic level of CMOS circuits, we find **these boundaries** as followed: For input variables:

609

J. Appl. Environ. Biol. Sci., 5(9S)608-613, 2015

LOW	: 0	) – 1
MID	: 1-	-2.1
HIGH	: 2	1-5
LOW	: 0-2.	1
MID	: 2.1-	.3
HIGH	: 3-5	

Pay attention, the high voltage can be in the range of 0 - 15 in CMOS technology and for this research, 5V is consider as High level.

## 2.4. Deduction rules

And for output variables:

These if-then rule statements are used to formulate the conditional statements that comprise fuzzy logic. After separation the input and output region, we can form this rules. According to data sets, gain from Spice and boundary of separation these rules is obtained. For an Or gate, some of these rules when the first input is low or med are represented as followed:

IF X1 IS LOW AND X2 IS LOW THEN OUT IS LOW IF X1 IS LOW AND X2 IS MED THEN OUT IS MED IF X1 IS LOW AND X2 IS HIGH THEN OUT IS HIGH IF X1 IS MED AND X2 IS LOW THEN OUT IS MED IF X1 IS MED AND X2 IS MED THEN OUT IS MED

# IFX1 IS MED AND X2 IS HIGH THEN OUT IS MED

These rules are very important .Optimizing these rules may have a great effect on optimization of the whole system.

#### **3. Final FIS**

After following all the mentioned steps, process of building a fuzzy interface system is completed. From now on, in a digital circuit, instead of each gate, a fuzzy interface system is called and this replacing increases the rapidity of simulation process. Figure 3 shows a three dimension schema of the output of a fuzzy interface system, written for an Or gate.



Figure 3: ORFIS output

In this figure, the output resulted by two input is shown. The effect of written rules and boundary voltages is obvious in the figure. From the point of view of delicacy, by optimizing deduction rules, membership function and logic operators, the desirable delicacy have been obtained. On the other hands, by increasing the number of inputoutput couples, in data sets, we can improve the delicacy but pay attention that the number of these couples should be limited. Because after a special point, if the number of training data increases, the system begins over fitting and acts vice versa and delicacy decrease. Figure 4 shows the fault of a fuzzy interface system written for a NAND gate.



Figure 4.fault in a NAND FIS

As shown in figure 4, except a few critical points, the fault is less than 0.12 and this fault is ignorable.

### 4. FIS function

After building the whole set of FIS, (for all of the primitive gates) it is time to examine the function of designed FIS. For gaining this aim, as an instance, a circuit is selected. This selected map is a 16 bit comparer. Once the map was simulated in Spice and gets the outputs. Then FIS structures were called to simulate the circuit and get the outputs. This circuit has three outputs: The first shows the output for the state of A = B. when A is the first input and B is the second input. The second, shows the output for the state of A < B and the last, shows the **output for the state of A > B.** These three outputs has been gained from both Spice and FIS simulator and their results was compared together. The outputs for both simulators are evaluated for the same couples of inputs. In figure 5 one of the outputs of FIS simulator is shown. This is the output of state of A > B.



By comparing the result of two simulators, this result is obtained: the error of the fuzzy simulator is about 0.12. The second output is shown in figure 6. This is the output of state of A < B.



Figure 6. A < B

The time which took by each of the simulators was calculated. This time calculation, show how much efficient is using fuzzy system.

Table 1: improvement of simulation time

	Fuzzy	Spice
	Sim	
Xor	0.54	10.24
gate		
BCD to	31.0	186.2
access-3		
2-bit	39.7	247.3
comparer		
4-bit	83.4	481.8
comparer		

#### 5. Conclusion

Using this new method can decrease the time of simulating and increasing the delicacy. The fault of this method is about 0.12. Table number 1 shows the improvement of simulation time by using fuzzy logic.

#### REFERENCES

- Gh. Yosefi, Sadeq Aminifar Design of a mixed-signal digital CMOS fuzzy logic controller (FLC) chip using new current mode circuits, AEU - International Journal of Electronics and CommunicationsVolume 65, Issue 3, March 2011, Pages 173–181
- [2] Sadegh Aminifar, Arjuna bin Marzuki"A digital CMOS fuzzy logic controller chip using new fuzzifier and max circuit"Mathematical Problems in Engineering 02/2013; 2013. DOI:10.1155/2013/532046
- [3] Ghader Yosefi, S. Mirzakouchaki, Sh. Neda "Design of new CMOS current mode min and max circuits for FLC chip applications " Circuit Theory and Design, 2009. ECCTD 2009. European Conference on; 09/2009
- [4] Yuan Fang, Wang Guang-Yi, Wang Xiao-Yuan "Dynamical characteristics of an HP memristor based on an equivalent circuit model in a chaotic oscillator" World Wide Web, pp. 139-151, Vol. 3, 2000
- [5] Qingyu Cui, Radu A. Sporea, Wenjiang Liu, Xiaojun Guo "Analytical Models for Delay and Power Analysis of Zero-V-GS Load Unipolar Thin-Film Transistor Logic Circuits", SACMAT'04 of ACM, page 70-77, June 2014.
- Zero-V-OS Load Unipolar Timi-Finin Transistor Logic Circuits , SACMAT 04 of ACM, page 70-77, June 2014.
- [6] Rainer Sabelka, Christian Harlander, Siegfried Selberherr "Interconnects and Propagation of High Frequency Signals"", In IEEE Internet Computing, pp. 18-28, Vol. 5, No. 6, 2011.
- [7] F. Rabitti, E. Bertino, W. Kim, and D. Woelk. "A model of authorization for next-generation database systems". ACM Trans Database Syst, 16(1):88–131, 1991.
- [8] C. M. Ionita and S. L. Osborn. "Privilege administration for the role graph model". In Research Directions in Data and Applications Security, Proc. IFIP WG11.3 Working Conference on Database Security, Kluwer Academic Publishers, pages 15–25, 2003.
- [9] S. Osborn and Y. Guo. "Modeling users in role-based access control". In Fifth ACM Workshop on Role-Based Access Control, pages 31–38, July 2000.
- [10] D. Ferraiolo, R. Sandhu, S. Gavrila, D. Kuhn, and R. Chandramouli. "Proposed NIST standard for role-based access control". ACM TISSEC, 4(3):224–275, 2001.
- [11] R. Sandhu, V. Bhamidipati, Q. Munawer. "The ARBAC97 model for role-based administration of roles". ACM Transaction on Information and Systems Security, 2(1):105–135, Feb. 1999.
- [12] S. Osborn, R. Sandhu, Q. Munawer. "Configuring role-based access control to enforce mandatory and discretionary access control policies". ACM Trans. Information and System Security, 3(2):1–23, 2000.
- [13] Consortium (W3C), http://www.w3.org/TR/xquery, January 2007. (Visited on 2008-03-17).
- [14] A. Berglund, S. Boag, D. Chamberlin, M. F. Fernández, M. Kay, J. Robie, J. Siméon, "XML Path language (XPath) 2.0", World Wide Web Consortium (W3C), http://www.w3.org/TR/xpath20, January 2007. (Visited on 2008-03-17).
- [15] X. Meng, D. Luo, J. OuAnalog CMOS realization of fuzzy logic membership IEEE Xploreieeexplore.ieee.org/iel1/4/5792/00222189.pdf?arnumber=222189
- [16] M.Kudo, J.MyllymakiAnalog CMOS Realization of Fuzzy Logic Membership Functions.
- IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 28, NO. 7. JULY 1993 xs7
- [17] Carlos Dualibe, Michel Verleysen, P. Jespers 2007 Technology & Engineering "Design of a current-mode analog CMOS fuzzy logic controller"ieeexplore.ieee.org/xpls/abs\_all.jsp?arnumber=5167632
- [18]Design of Analog FuzzyLogic Controllers in CMOS Technologie https://books.google.com/books?isbn=030648014X
- [19] [BuWa87] Bult K., Wallinga H., "A Class of Analog CMOS Circuits Based on the Square ... [ChCh91] Chiu S. et al., Iluminada Baturone, Angel Barriga, Carlos Jimenez-Fernandez 2000 Technology& EngineeringLandolt, O., Efficient analog CMOS implementation of fuzzy rules by direc, IEEE Int. Journal of Solid-State Circuits, Vol.
- [20] S. Paraboschi, and P. SamaratiCMOS CIRCUIT DESIGN OF A TAKAGI-SUGENO FUZZY LOGIc. www.worldscientific.com/doi/abs/10.1142/S0218126609005009